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1 Introduction
Efficiency is a more and more critical issue when design-
ing transmitters, both to save energy costs at the base station
and to reduce the power consumption of mobile terminals to
increase battery life. Efficiency boosting techniques tend to
rely on switch-mode amplifiers (SMA). Conventional ampli-
fier classes like A, AB, which offer high linearity at the cost of
efficiency are avoided. The non-linearities caused by these
amplifiers are compensated using envelope elimination and
restoration (EER)[2] or vector addition (LINC) [1] techniques
or both (CLIER) [5].
For implementation of a CLIER amplifier architecture a
Class E amplifier is well suited both for the LINC and for the
EER part. LINC consists of two non-linear amplifiers. The in-
put signal, containing both amplitude a(t) and phase (t) is
transformed into two solely phase modulated signals with
constant envelopes. Both non-linear amplified signals are
vector combined at the output, resulting in an amplified rep-
lica of the original time varying envelope signal. Additionally,
the supply of the amplifiers ismodulated with a slowly varying
signal. This reduces the dynamics of the LINC signal and
thereby increases the efficiency of the entire system. This
paper focuses on the implementation of class E amplifiers.
2 Theory
For lossless operation of the Class E amplifier there are
two criteria that have to be met: First, zero voltage across the
transistor terminals when the switch closes [4]
u t ts c( )   0. (1)
And, second, no voltage building across the transistor
terminals while the switch is closed
d
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u
t
t ts c( )   0. (2)
To obtain this non overlapping between voltage and cur-
rent a complex load impedance is imposed on the switch
output terminals, which results in a phase shift between cur-
rent and voltage of the output signal.
Fig. 1 shows a typical Class E circuit. The transistor is
ideally replaced with a switch. The load network consists of a
parallel capacitor C and an inductance L in series with a
tuned output network L0C0 and load resistance R. When
using a real transistor the capacitor C can comprise the intrin-
sic transistor capacitance Cds and an external capacitance. An
RF choke at the supply voltage enforces aDC supply current.
The output tuning network L0C0 forces the current
through the load resistance R to be a sinusoidal function of t
angular time and phase shift . The current can be described
as
i t I tR R( ) sin( )    . (3)
Because the RF choke enforces a DC current IDC, the
difference between output- and DC current flows into the
switch-capacitance network. Initially, when the switch S is
closed, the switch current is zero i ts( )  0 0. With (3), the
DC current can then be described as
I IDC R  sin( ) . (4)
While the switch S is closed the capacitor C has zero volt-
age across and consequently all current starts flowing through
S for  t 0. The current flowing the switch S i ts( ) can be
described as
 
i t I I t I ts DC R R( ) sin( ) sin( ) sin( )           . (5)
At the time    t t k  0 2 the switch S opens and
the difference current i t t i t tc s( ) ( )     0 0 flows into
capacitor C which starts charging. The build up of the voltage
u ts( ) across the switch S is determined by the charging of
capacitor C, which can be described as
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2.45 GHz Class E Power Amplifier for a
Transmitter Combining LINC and EER
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A 10 W class-E RF power amplifier (PA) is designed and fabricated using a Cree GaN HEMT. The proposed PA uses an innovative input
circuit to optimize band with. At 2.45 GHz the PA achieves a PAE of 60 % at an outputpower of 40 dBm. The resulting amplifier is simu-
lated and constructed using a transmissionline topology. Two of these amplifiers are fabricated on a single board for outphasing application.
Their suitability for outphasing application and supply modulation is investigated.
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Fig. 1: Class E circuit with lumped elements
With (5) it follows that
 
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With the first criteria for Class E operation Eq. (1) and
Eq. (7) it follows that for optimal operation the phase angle 
can be defined as

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With these equations the resulting normalized voltage can
easily be obtained. The normalized voltage and current tran-
sients are shown in Fig. 2. As can be seen, there is no overlap
between switch current and voltage waveforms, resulting in
100 % switch efficiency.
A common design approach for high frequency Class E
PAs is to design a lumped element amplifier [4] and then re-
place each component with an equivalent transmission line.
This however makes the design and optimization both
tedious and time-consuming because only the slightest
change in a transmission line parameter will change the load
network radically, losing Class E operating conditions.
A better approach is found in [3]. Consider Fig. 3. Class E
operation in this circuit depends on the load network pro-
viding a phase angle   49.05 deg. This complex output
impedance, using tan  X R, can be written as
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The optimum value for the load resistance RE at the fun-
damental frequency f0 is given by
R
f CE s

1
34 225 0.
. (10)
By choosing a moderate to high impedance for transmis-
sion lines ZTL1 and ZTL2 and defined output load impedance
RL, circuit parameters can be further obtained by keeping the
absolute value of the reflection parameter on both sides of
TL1 equal  E G . The total admittance combining the load
admittance GL and transmission lines TL2 and TL3 can be
written as
Y G jBG L  , (11)
where B is
B
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Because the load resistance is real, the imaginary part of
YG has to comprise both transmission lines TL2 and TL3.
With the already chosen parameter ZTL2, ZTL3 can be ob-
tained with
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1 30
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 tan( deg). (13)
With E being the reflection factor at the transistor output
terminals
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and G the reflection factor at the end of transmission line
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the electrical length of ZTL1 can be calculated with
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Because this implementation only provides a high imped-
ance at the second and third harmonics across the transistor
output terminals, output current and voltage waveforms are
not completely separated resulting in less than 100 % maxi-
mum efficiency. Hence the transmissionline circuit should
only be used for applications where it is not possible to use
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Fig. 2: Switch current (light) and voltage (dark) transient
Fig. 3: Class E circuit with transmission lines
lumped elements, or the insertion losses are greater than the
efficiency restraints due to harmonic termination problems.
2.1 Input network
To meet the demands that Class E imposes on the used
transistor for this project a GaAS HEMT transistor of type
CREE CGH4010F is chosen. This transistor allows for a
maximum collector voltage of 120 V . The input impedance
for this transistor is 4j 4  at 2.4 GHz which needs to be
adapted to the 50  output of the pre-amplifier. While this
can be easily be achieved using a  4 transmission line limit-
ing bandwidth, a binomial input filter is chosen. The main
advantage of using a binomial matching transformer is that
the passband response is maximally flat near the design fre-
quency. The order N also determines the number of sections
in the transformer [7].
2.2 Simulation and Measurement Results
In this section, the Class E amplifier structure is modeled
and simulated in the Agilent Advanced Design System (ADS).
Then simulation results are compared to measurement of the
implemented amplifier. The Cree CGH4010F GaN HEMT
has an output capacitance CGS of typically 1.3 pF [6]. Using
Eqs. (10) and (9) the required load impedance ZE can be
calculated. Further following the advice of [3] a medium to
high characteristic impedance has been chosen forTL1 75 
andTL2 50. Further parameters can easily be attained us-
ing equations presented in Section 2.
First, the circuit output network is simulated using two real
ports, to review the location of the second and third harmonic
in a Smith chart. As already mentioned, the output network
should impose a 40.5 deg phase shift on the transistor output
terminals for the target frequency and impose a high imped-
ance at the second and third harmonic. Fig. 4 shows the
frequency response of the output network as seen by the tran-
sistor output terminals.
Fig. 5 shows the frequency response of the amplifier. In
red the measurement, and in blue the simulated values.
Remarkable for this amplifier is that the measurement results
are well above the simulation results. In addition, the real
amplifier performs best with 28 dBm input power, while the
simulation is carried out with 30 dBm input power. These
differences can be explained given that the simulation model
of the transistor is optimized for Class AB operation. The
output frequency response of the pre-amplifier is shown in
turquoise.
Fig. 6 shows the resulting amplifier efficiency.
Fig. 7 shows that the two amplifiers, Yellow and Blue, are
put together on a single circuit board for implementation in
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Fig. 4: Smithchart of the output load network
Fig. 5: Frequency response of the measured and simulated ampli-
fier, and pre-amplifier using a 20 V DC supply voltage
Fig. 6: Power added efficiency
the CLIER system. In the following figures the two amplifiers
can be compared.
Figs. 8 and 9 show that the differences between the two
amplifiers are small. This makes them ideally suited for fur-
ther implementation in the LINC part of the CLIER
amplifier architecture, as a LINC transmitter requirers a
small phase and amplitude imbalance between the two paths.
Figure 10 depicts the linearity between the DC supply voltage
and the output voltage. As can be seen good linearity is de-
livered up to 20 VDC. The non-linearity in the higher voltage
range must be compensated using pre-distorting or with the
LINC part of the architecture.
3 Conclusion
A Class E Power Amplifier has been presented and its effi-
ciency simulated and measured. Its suitability for a CLIER
transmitter has been demonstrated.
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Fig. 7: The two Linc Class E amplifiers on a circuitboard
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Fig. 8: Frequency response of the blue and the yellow amplifier
with 10, 15, 20 and 25 V supply voltage, DC supply
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Fig. 9: Phase difference of the two ouput signals B21-Y21
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Fig. 10: Comparison of the output voltage of the yellow (light)
and the blue (dark) amplifier
